Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2	(("6757347") or ("6912679")).PN.	USPAT; USOCR	OR	OFF	2005/11/08 15:53
S2	615	(703/14).CCLS.	USPAT; USOCR	OR	OFF	2005/11/08 15:54
S3	2	S2 and metastab\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/08 16:00
S4	5	simulat\$5 same synthesis same metastab\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/08 16:03
S5	284	simulat\$5 and synthesis and metastab\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/08 16:03
S6	64	simulat\$5 and synthesis and metastab\$4 and (flip flop\$2)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/08 16:22
S7	3	simulat\$5 and synthesis and metastab\$4 and (plurality adj3 (flip flop\$2))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/08 16:04
58	9	S6 and @py<="2001"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/08 16:15
S9	1	("6198324").PN.	USPAT; USOCR	OR	OFF	2005/11/08 16:22
S10	35	simulat\$4 and metastable and verilog	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:47
S11	0	simulat\$4 and metastable and flip-flop\$s2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:47
S12	199	simulat\$4 and metastable and flip-flop\$2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:52

		, , , , , , , , , , , , , , , , , , , 				
513	143	simulat\$4 and metastable and flip-flop\$2 and random	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:48
S14	32	simulat\$4 and metastable and flip-flop\$2 and random adj number\$2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:48
S15	145	simulat\$4 and metastable and flip-flop\$2 and generator	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:52
S16	117	simulat\$4 and metastable and flip-flop\$2 and generator and random	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:52
S17	111	simulat\$4 and metastable and flip-flop\$2 and generator and random and bus	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:52
S18	99	simulat\$4 and metastable and flip-flop\$2 and generator and random and bus and processor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:53
S19	19	simulat\$4 and metastable and flip-flop\$2 and generator and random and bus and processor and synthes\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:56
S20	4337	random near number\$2 and simulation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:56
S21	89	random near number\$2 and simulation and metast\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:57
S22	39	random near number\$2 and simulation and metast\$4 and flip	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 12:57
S23	618	(703/14).CCLS.	USPAT; USOCR	OR	OFF	2005/11/15 13:02

		, , , , , , , , , , , , , , , , , , , 				
524	123	S23 and flip	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:37
S25	1	S23 and flip and metastable	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 13:05
S26	11	("4907180" "5051941" "5278769" "5297066" "5305229" "5553008" "5701254" "5703798" "5822567" "6190433" "6311146").PN. OR ("6408264").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2005/11/15 13:06
S27 .	1	("6408265").PN.	USPAT; USOCR	OR	OFF	2005/11/15 14:44
S28	49	simulat\$5 and metastab\$4 and rank\$3 and boundary	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:45
S29	45	simulat\$5 and metastab\$4 and rank\$3 and boundary and random	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:45
S30	28	simulat\$5 and metastab\$4 and rank\$3 and boundary and random adj number\$2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:47
S31	4	simulat\$5 same metastab\$4 and rank\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:47
532	23	simulat\$5 same metastab\$4 and random	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:47
S33	8	("4982118" "5014226" "5517658" "5539652" "5544067" "5826061" "5850355").PN. OR ("6408265").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2005/11/15 14:54
S34	0	("W927472.PTPN.").PN.	USPAT; USOCR	OR	OFF	2005/11/15 14:57
S35	0	("20010124.FRPD.").PN.	USPAT; USOCR	OR	OFF	2005/11/15 14:58
S36	0	"20010124".FRPD.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/11/15 14:58

Sign in



 Web
 Images
 Groups
 News
 Froogle
 Local New!
 more »

 Verilog and metastable and (random number)
 Search | Advanced Search Preferences

The "AND" operator is unnecessary -- we include all search terms by default. [details]

Web Results 11 - 20 of about 155 for Verilog and metastable and (random number) filetype:pdf. (0.10 second)

[PDF] Glossary

File Format: PDF/Adobe Acrobat - View as HTML

lections of PLAs and **Random** logic. hexadecimal **numbers** in base 16. high-level programming language A por- ... flip-flop enters A **metastable** state and where ...

www.csee.usf.edu/~harlow/CDA4205/ Content/COD3e/Glossary/HPGlossary.pdf - Supplemental Result -

Similar pages

[PDF] Analog Behavioral Modeling and Mixed-Mode Simulation with SABER ...

File Format: PDF/Adobe Acrobat - View as HTML

Compute A random integral nonlinearity. number random_inl = (2*rand()-1)*inl ...

in A metastable state (A conversion error occurs) ...

www.hpl.hp.com/hpjournal/97apr/apr97a15.pdf - Supplemental Result - Similar pages

[PDF] BooleDozer: Logic synthesis for

File Format: PDF/Adobe Acrobat - View as HTML

number of random patterns to simulate. The larger that ... Verilog is a registered

trademark of Cadence Design Systems,. Inc. References ... www.research.ibm.com/journal/rd/404/stok.pdf - <u>Similar pages</u>

[PDF] ASICs... the Book

File Format: PDF/Adobe Acrobat - View as HTML

of **Verilog numbers** 486. Base Connectivity Model (BCM), in CFI. standard 372 ... **metastable** hardened 253. setup time 73. slave latch 71. synchronizer 253 ... www-ee.eng.hawaii.edu/~msmith/ASICs/Files/pdf/INDEX.pdf - Similar pages

[PDF] LNCS 2963 - 5. High-Level Synthesis of SAFL

File Format: PDF/Adobe Acrobat

input **numbers** have higher priorities). 5.2.3 Generated **Verilog** ... a latch remaining in a **metastable** state (ie not resolving to a valid logic-1 or ... www.springerlink.com/index/7FCQETCBUGMXXFDB.pdf - Similar pages

[PDF] %HKDYLRUDO0RGHOLQJDQG6\QWKHVLVRID'&) 'HFRGHULQ9HULORJ Bernd ...

File Format: PDF/Adobe Acrobat - View as HTML

synthesis from Verilog is an alternative to the. typical implementation of such a

... The **number** of bits. representing the tens of minutes and tens of ...

www.i-tip.de/projectDCF/dcfDoku310704.pdf - Similar pages

[PDF] ANNUAL REPORT 2001

File Format: PDF/Adobe Acrobat - View as HTML

... Monte-Carlo simulation and using different kinds of random number generators.

... The influence of the doping and hydrogen content on metastable ...

www.imio.pw.edu.pl/nauka/report2001.pdf - Similar pages

[PDF] Capitolul 7. Unelte de proiectare.

File Format: PDF/Adobe Acrobat - View as HTML

quenched forming defects or freezing out In metastable states (ie. trapped In a

local ... a random number between 0 and 1 is generated, and if it falls ...



The "AND" operator is unnecessary -- we include all search terms by default. [details]

Scholar

Results 11 - 20 of about 70 for verilog and metastable . (0.07 seconds)

Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs

CE Cummings - Synopsys Users Group Conference, San Jose, CA, www. sunburst ..., 2001 - vlsidsp.el.yuntech.edu.tw

... adat bdat1 aclk bclk Clocked signal is initially **metastable** and might still be **metastable** at the next rising edge of bclk aclk is asynchronous to bclk ... Cited by 3 - View as HTML - Web Search - eecg.toronto.edu - longertech.com - all 9 versions »

SAME 2004

S Bernardi, S Lebailly, T Instruments, B Blanc, G ... - signal - same-conference.org ... If the first flip-flop enters the **metastable** condition, it has a full clock ... have been compared to the one obtained by the hand-written **Verilog** design, under ... View as HTML - Web Search - same-conference.com

Synchronous Resets? Asynchronous Resets? I am so confused! How will I ever know which to use?

CE Cummings, D Mills - SNUG 2002 (Synopsys Users Group Conference, San Jose, CA, ..., 2002 - sunburst-design.com

... of the reset so as to prevent the chip from going into a metastable unknown state ...

The Verilog-2001 Standard[17] has three built-in commands to model and test ...

Cited by 3 - View as HTML - Web Search - bluegge.y365.com - longertech.com - all 9 versions »

Asynchronous & Synchronous Reset Design Techniques-Part Deux

CE Cummings, D Mills, S Golson - SNUG Boston 2003 - sunburst-design.com

... of the reset so as to prevent the chip from going into a metastable unknown state ...

The Verilog-2001 Standard[29] has three built-in commands to model and test ...

Cited by 2 - View as HTML - Web Search - trilobyte.com - klabs.org - lcdm-eng.com - all 5 versions »

The Design and Implementation of a Fast, Low-power, Asynchronous Router Chip

CR Jesshope, P North, N Zealand, I Swarbrick - www-ist.massey.ac.nz

... Circuit schematics, silicon layouts and **Verilog** models were created for each of the cells. ... circuit, there is a (small) possibility that a **metastable** state will ...

View as HTML - Web Search

10-3

DRL LSI-PCA - ieeexplore.ieee.org

... the element suppresses **metastable** outputs until it gets out of a **metastable** condition even ... designed by describing their net-lists directly with HDL (**Verilog** HDL ... Web Search

Asynchronous communication mechanisms using self-timed circuits

F Xia, A Yakovlev, D Shang, A Bystrov, A Koelmans, ... - Proc. Async2000, Eilat, Israel, 2000 - doi.ieeecomputersociety.org

... these ACMs is shown in Figure 2. Fundamental mode assumptions on control variable operations do not hold when such shared variables become **metastable**, which is ... Cited by 16 - Web Search - ieeexplore ieee org - doi.ieeecs.org - staff.ncl.ac.uk - all 7 versions »

Channel Communication Between Independent Clock Domains

S Moore, G Taylor, B Mullins, P Robinson - First ACiD-WG Workshop of the European Commission's Fifth ..., 2001 - scism.sbu.ac.uk

... and req changes around the same time then the arbiter may go **metastable**. ... Simulations were performed using **Verilog** with SDF annotation using the the VST/UMC ... <u>Cited by 2 - View as HTML - Web Search - scism.sbu.ac.uk</u>


Point to point GALS interconnect

S Moore, G Taylor, R Mullins, P Robinson - Proceedings of the Eigth International Symposium on Advanced ..., 2002 - ieeexplore.ieee.org

... and req changes around the same time then the arbiter may go **metastable**. ... Simulations were performed using **Verilog** with SDF annotation using the VST/UMC 0.25 m ... <u>Cited by 19 - Web Search - doi.ieeecomputersociety.org - ece.northwestern.edu - ee.technion.ac.il - all 7 versions</u>

A reliability testing environment for off-the-shelf memory subsystems

SH Hwang, GS Choi - IEEE Design and Test of Computers, 2000 - ieeexplore.ieee.org ... of sup- porting logic—memory controller, for example—written in **Verilog** HDL form ... With 0.02-picocoulomb (pC) injection, a **metastable** state occurs around the ... Web Search - dx.doi.org - portal.acm.org - csa.com - all 5 versions »



Result Page: Previous 1 2 3 4 5 6 7 Next

verilog and metastable Search

Google Home - About Google - About Google Scholar

©2005 Google



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

☐ Search Session History

BROWSE SEARCH IEEE XPLORE GUIDE

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#)

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Tue, 15 Nov 2005, 3:04:53 PM EST

Search Query Display



Recent Search Queries

#1 ((simulation and metastable)<in>metadata)

#2 ((simulation and metastable)<in>metadata)



Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by